# ME218a Midterm Exam <br> Due by 5pm on 10/28/94 

Name:

I Certify that I have taken this examination in compliance with the Stanford University Honor Code.
$\qquad$
\#2
\#3
\#4
\#5
\#6 $\qquad$
\#7 $\qquad$
\#8 $\qquad$
\#9 $\qquad$
\#10 $\qquad$
\#11 $\qquad$
Total

## Problem \#1 10 Points



In the Circuit above, if $\mathrm{Vi}=0.4 \mathrm{~V}$,
a) What is $V z$ ?
b) What is the current in R2 ?
c) Is Q2 Saturated ?
d) What is the current in R1?

## Problem \#2 5 Points


a) What is the time constant of this circuit?
b) What is the amplitude of the output?
c) What is the average value of the output?

Midterm Examination for ME 218a
Due by 5:00pm on October 28, 1994

## Problem \#3 5 Points



Assume the signal above is the input to a 74LS14. Overlay the output behavior. Justify your drawing.

## Problem \#4 10 Points

For the circuit shown below, assume $T_{p d}$ for the flip flops is $24 n S, T_{p d}$ for the gates is $4 n S, T_{\mathrm{su}}$ for the flip flops is 10 nS and $\mathrm{T}_{\mathrm{pwh}}=\mathrm{T}_{\mathrm{pwl}}=20 \mathrm{nS}$ for the flip flops.

a) What is the maximum clock rate for propoer operation?
b) Describe, as accurately as possible, the relationship between the rising edges of the clock and $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ at any point in time.

Midterm Examination for ME 218a
Due by 5:00pm on October 28, 1994

## Problem \#5 5 Points

Describe the relations between the clock and Q2 in the circuit below. Use both a state table and a concise textual description.


Problem \#6 5 Points


Given the input waveform shown above, design a circuit to remove the DC offset with minimal impact on the waveform.

## Problem \#7 10 Points

Given a 1 Mhz clock, design a circuit to produce a $166.67 \mathrm{kHz} 50 \%$ duty cycle waveform.

## Problem \#8 10 Points



Given the input signal above, design a circuit to produce the signal below.

Midterm Examination for ME 218a
Due by 5:00pm on October 28, 1994


Problem \#9 10 Points
Given a 1Mhz Clock and only J-K Flip Flops and combinatorial logic, design a circuit to produce the following waveform:.


## Problem \#10 20 Points

Design a circuit that will respond to an input waveform with the following behavior:
a) For rising edges on the input, the circuit should produce a pulse train of $101 \mu \mathrm{~S}(50 \%$ duty cycle, $1 \mu$ Son $-1 \mu \mathrm{~S}$ off) pulses.
b) For falling edges on the input, the circuit should produce a pulse train of $76 \mu \mathrm{~S}(50 \%$ duty cycle) pulses.
You have only 1 Mhz clock and real 74LS series chips available to you. Choose real chips to implement your design. You may assume that the input waveform edges will be far enough apart so as not to casue overlap in the output waveforms. Optional: What limits does that impose on the input waveform?

## Problem \#11 10 Points

Given an LED w/ $\mathrm{V}_{\mathrm{f}}=1.8 \mathrm{~V} @ 300 \mathrm{~mA}$, design a circuit, using only transistors as the active elements, to light the LED when the input to your circuit. Design your circuit so that it's input can be driven from the output of a 74LS05.

